BJT Complete Study Guide

Semantic HTML export • tables + formulas • correct <sub>/<sup>

CONTENTS

Chapter 3: Bipolar Junction Transistors

Chapter 4: DC Biasing — BJTs

BJT COMPLETE STUDY GUIDE

Chapter 3: Bipolar Junction Transistors (Sections 3.1–3.7)
Chapter 4: DC Biasing — BJTs (Sections 4.1–4.5)

Exam-focused | Concept-first | Fully worked problems

CHAPTER 3: BIPOLAR JUNCTION TRANSISTORS

3.1 & 3.2 Introduction and Transistor Construction

The **Bipolar Junction Transistor (BJT)** was invented on December 23, 1947 by Shockley, Brattain, and Bardeen at Bell Labs. It is a **three-layer, three-terminal semiconductor device** that forms the foundation of analog amplification and switching circuits. The word *bipolar* reflects that both holes AND electrons participate in current flow.

TWO TYPES OF BJTS

npn Transistor	pnp Transistor
Structure: n-p-n layers	Structure: p-n-p layers
Majority carriers: electrons	Majority carriers: holes
Arrow in symbol points OUT of base (Not Pointing In)	Arrow in symbol points IN to base (Pointing In)
More commonly used in practice	Less common; all polarities reversed vs. npn

EXAM TIP

To remember arrow direction: npn = "Not Pointing In"; pnp = "Pointing In".

Key structural fact: The base layer is extremely thin (0.001 in.) compared to the outer layers (0.150 in.), giving a ratio of 150:1. The base is also lightly doped, which drastically limits current flow

through it.

TERMINAL NAMES

Terminal	Role
E = Emitter	Heavily doped; source/sink of majority carriers; always largest current
B = Base	Very thin, lightly doped; controls transistor action; always smallest current
C = Collector	Collects majority carriers that cross the base; nearly equal to I_E

3.3 Transistor Operation

For normal (active) transistor operation, the two p-n junctions must be biased differently: the **base-emitter junction is forward-biased** and the **base-collector junction is reverse-biased**.

Core Operating Principle

When BE is forward-biased, majority carriers flood from emitter into the thin base. Because the base is so thin and lightly doped, very few recombine there. The vast majority (>95%) are swept across the reverse-biased BC junction into the collector. This is WHY $I_C \approx I_E$.

CURRENT FLOW (KCL AT THE TRANSISTOR NODE)

KCL	$I_E = I_C + I_B$	*Always true*

Relative magnitudes: I_E is largest (mA range), I_B is smallest (μA range, ~1% of I_E), $I_C \approx I_E$ (milliamperes).

Collector current has two components: $I_C = I_C(\text{majority}) + I_{CO}(\text{minority})$. The minority component I_{CO} is the leakage current (also called I_{CBO}). It is temperature-sensitive and generally negligible in modern transistors.

3.4 Common-Base (CB) Configuration

In common-base, the **base is shared** between input (emitter side) and output (collector side). Input is I_E, output is I_C.

ALPHA (A) — THE CB CURRENT GAIN

DC Alpha	$\alpha_{dc} = I_C / I_E$	*Always < 1 (typically 0.90–0.998)*
With leakage	$I_C = \alpha \cdot I_E + I_{CBO}$	*Full collector current equation*
AC Alpha	$\alpha_{ac} = \Delta I_C / \Delta I_E \quad \vert \quad V_{CB} = \text{const}$	*For AC analysis*

Why α < 1?

Not all emitter carriers make it to the collector — a tiny fraction recombine in the base, forming I_B. So I_C is always slightly less than I_E. Typical $\alpha = 0.990$ to 0.998.

CB CHARACTERISTIC REGIONS (OUTPUT: I_C VS. V_{CB} AT CONSTANT I_E)

Region	Conditions	Key Behavior
Active	BE: forward-biased | BC: reverse-biased	$I_C \approx I_E$; linear amplification region; I_C nearly independent of V_{CB}
Saturation	$V_{CB} < 0$ V (both junctions forward-biased)	I_C rises sharply; left side of graph
Cutoff	$I_E = 0$ mA (BE reverse-biased)	$I_C = I_{CBO} \approx 0$ mA; transistor OFF
Breakdown	$V_{CB} > BV_{CBO}$	Avalanche effect; large current surge; device can be destroyed

IMPORTANT APPROXIMATION FOR DC ANALYSIS

Active Region	$I_C \approx I_E$ and $V_{BE} \approx 0.7$ V	*Used in all DC analysis*

EXAM TIP

Once a transistor is confirmed to be in the active (ON) state, immediately write $V_{BE} = 0.7$ V. This is the single most important shortcut in BJT analysis.

3.5 Common-Emitter (CE) Configuration — Most Important!

In common-emitter, the **emitter is shared** between input (base side) and output (collector side). This is by far the most widely used configuration because it provides significant **voltage, current, and power amplification**.

BETA (B) — THE CE CURRENT GAIN

DC Beta (hFE)	$\beta_{dc} = I_C / I_B$	*Typical range: 50 to 400+*
AC Beta (hfe)	$\beta_{ac} = \Delta I_C/\Delta I_B$ | $V_{CE} = \text{const}$	*Used for AC small-signal*

DERIVED CURRENT EQUATIONS FROM B

Collector current	$I_C = \beta \cdot I_B$	*Direct scaling*
Emitter current	$I_E = (\beta + 1) \cdot I_B$	*Follows from KCL*

RELATING A AND B — CRITICAL FORMULAS!

Formula	Derivation / Notes
$\alpha = \beta / (\beta + 1)$	Derived from $\alpha = I_C/I_E$ and $I_E = (\beta+1)I_B$
$\beta = \alpha / (1 - \alpha)$	Algebraic rearrangement
$I_{CEO} = (\beta+1) \cdot I_{CBO} \approx \beta \cdot I_{CBO}$	Leakage in CE config is β times larger than CB leakage

Why I_{CEO} Is Larger Than I_{CBO}

In common-emitter, leakage current I_{CBO} (from the BC junction) gets multiplied by β as it passes through the transistor, giving $I_{CEO} = \beta \cdot I_{CBO}$. This is why CE cutoff is defined as $I_C = I_{CEO}$, not zero.

CE CHARACTERISTIC REGIONS (OUTPUT: I_C VS. V_{CE} AT CONSTANT I_B)

Region	Junction Conditions	Notes
Active	BE: forward | BC: reverse	$I_C = \beta \cdot I_B$; linear operation; I_B curves are nearly flat
Saturation	BE: forward | BC: forward	$V_{CE} < V_{CE(sat)} \approx 0.3$ V; I_C at maximum; signal distortion
Cutoff	$I_B = 0$ μA → $I_C = I_{CEO}$	Both junctions reverse-biased; transistor is OFF
Breakdown	$V_{CE} > BV_{CEO}$	Avalanche + punch-through; $BV_{CEO} \approx ½ \cdot BV_{CBO}$

EXAM TIP

The active region biasing conditions are the SAME for both CB and CE: BE forward-biased, BC reverse-biased. Only the characteristic curves (what you plot) differ.

Determining β_{ac} from CE Characteristic Curves

Choose a Q-point. Draw a vertical line at that V_{CE}. Pick I_B curves symmetrically above and below. Measure ΔI_C and ΔI_B.

β_{ac} calculation	$\beta_{ac} = \Delta I_C / \Delta I_B$ (at const. V_{CE})

β_{ac} and β_{dc} are usually approximately equal (treated as interchangeable in analysis). Exact equality holds when $I_{CEO} = 0$.

3.6 Common-Collector (CC) Configuration

The **collector is tied to ground** (for AC). Input enters at the base, output is taken from the emitter. Also called the **emitter-follower**.

Property	Value / Description

Input impedance	HIGH (like CE)
Output impedance	LOW (opposite of CB and CE)
Voltage gain	≈ 1 (output follows input — hence "emitter follower")
Current gain	β + 1 (high)
Primary use	Impedance matching between stages
Analysis approach	Use CE characteristics; output is I_E vs. V_{CE}

3.7 Limits of Operation

Every BJT has a safe operating region defined by three boundaries. Operation outside these limits causes distortion or device destruction.

Limit Parameter	Definition & Importance
I_{Cmax} (max collector current)	Horizontal line on characteristics. Exceeding this can physically damage the device.
V_{CEmax} (= BV_{CEO})	Vertical line on characteristics. Exceeding this triggers avalanche breakdown.
$P_{Cmax} = V_{CE} \times I_C$	A hyperbolic curve on the I_C-V_{CE} graph. The product must stay below this at ALL operating points.
$V_{CE(sat)} \approx 0.3$ V	Left boundary. Below this, transistor enters saturation and signal is distorted.
$I_C = I_{CEO}$ (cutoff)	Lower boundary for linear operation.

Max power	$\mathbf{P_{Cmax} = V_{CE} \times I_C}$	***Must not be exceeded***

To plot the power curve: Pick three V_{CE} values (including V_{CEmax} and ½·I_{Cmax} point), calculate $I_C = P_{Cmax} / V_{CE}$, and connect the points. This hyperbola is the upper-right boundary of safe operation.

Safe operating region requires ALL THREE simultaneously:

$I_{CEO} \le I_C \le I_{Cmax}$
$V_{CE(sat)} \le V_{CE} \le V_{CEmax}$
$V_{CE} \times I_C \le P_{Cmax}$

Chapter 3 — Complete Formula Reference

Formula	Equation	When to Use
KCL	$I_E = I_C + I_B$	Always
V_{BE} (active)	$V_{BE} \approx 0.7$ V	Any active-region DC analysis

I_C approximation	$I_C \approx I_E$	When I_B negligible
DC Alpha	$\alpha_{dc} = I_C / I_E$	Common-base analysis
Full I_C (CB)	$I_C = \alpha \cdot I_E + I_{CBO}$	Includes leakage
DC Beta	$\beta_{dc} = I_C / I_B$	Common-emitter analysis
From beta	$I_C = \beta \cdot I_B$	Find I_C from I_B
From beta	$I_E = (\beta+1) \cdot I_B$	Find I_E from I_B
Alpha from beta	$\alpha = \beta/(\beta+1)$	Convert between parameters
Beta from alpha	$\beta = \alpha/(1-\alpha)$	Convert between parameters
CE leakage	$I_{CEO} \approx \beta \cdot I_{CBO}$	Cutoff condition in CE
Max power	$P_{Cmax} = V_{CE} \times I_C$	Stay below this curve
CB power limit	$P_{Cmax} = V_{CB} \times I_C$	CB saturation

Chapter 3 — Selected Key Problems with Full Solutions

PROBLEM 3-A

Given: I_E = 8 mA, and I_B = (1/100) × I_C. Find I_C and I_B.

Why Important: Tests KCL application, the relationship between I_B and I_C, and solving a system of equations — foundational for all transistor analysis.

SOLUTION

Step 1: Set up the given relationship: $I_B = I_C / 100$

Step 2: Apply KCL: $I_E = I_C + I_B \rightarrow 8 \text{ mA} = I_C + I_C/100 = I_C(1 + 0.01) = 1.01 \cdot I_C$

Step 3: Solve: $I_C = 8 \text{ mA} / 1.01 = 7.92 \text{ mA}$

Step 4: Find I_B: $I_B = I_C / 100 = 7.92 \text{ mA} / 100 = 0.0792 \text{ mA} = 79.2 \ \mu\text{A}$

Step 5: Verify: $I_E = 7.92 + 0.0792 \approx 8 \text{ mA}$

PROBLEM 3-B

Given α_{dc} = 0.998, find I_C if I_E = 4 mA. Also: find α_{dc} if I_E = 2.8 mA, I_C = 2.75 mA, I_{CBO} = 0.1 μA.

Why Important: Direct application of α_{dc}. Also reinforces that I_{CBO} is tiny and usually ignored. Tests both directions of the alpha formula.

SOLUTION — PART (A)

Step 1: Use $I_C = \alpha \cdot I_E + I_{CBO} \approx \alpha \cdot I_E$ (ignoring tiny I_{CBO})

Step 2: $I_C = 0.998 \times 4$ mA = 3.992 mA ≈ 3.99 mA

SOLUTION — PART (B)

Step 1: Use full formula: $I_C = \alpha \cdot I_E + I_{CBO}$

Step 2: 2.75 mA = $\alpha \times 2.8$ mA + 0.1×10^{-3} mA

Step 3: $\alpha \cdot 2.8$ mA = 2.75 − 0.0001 = 2.7499 mA

Step 4: α = 2.7499 / 2.8 = 0.9821

PROBLEM 3-C

On CE characteristics with Q-point at I_B = 25 μA, V_{CE} = 7.5 V: the I_B = 20 μA curve gives I_C ≈ 2.2 mA, I_B = 30 μA gives I_C ≈ 3.2 mA, and the Q-point I_C ≈ 2.7 mA. Find β_{ac} and β_{dc}.

Why Important: This is the fundamental problem for reading CE characteristics. Tests β_{ac} (change-based) vs β_{dc} (ratio-based) and shows why they differ — a very commonly tested concept.

SOLUTION

Step 1: For β_{ac}: choose two symmetric I_B values around Q-point at constant V_{CE} = 7.5 V

Step 2: $\Delta I_C = I_{C2} - I_{C1}$ = 3.2 mA − 2.2 mA = 1.0 mA

Step 3: $\Delta I_B = I_{B2} - I_{B1}$ = 30 μA − 20 μA = 10 μA

Step 4: $\beta_{ac} = \Delta I_C / \Delta I_B$ = 1.0 mA / 10 μA = 100

Step 5: For β_{dc}: use Q-point values directly

Step 6: $\beta_{dc} = I_{CQ} / I_{BQ}$ = 2.7 mA / 25 μA = 108

Step 7: Conclusion: $\beta_{ac} \approx \beta_{dc}$ (100 ≈ 108); they're close but not equal — perfectly normal.

PROBLEM 3-D

(a) Find β_{dc} if α_{dc} = 0.980. (b) Find α if β = 120. (c) If β = 120 and I_C = 2.0 mA, find I_E and I_B.

Why Important: Tests the critical α–β conversion formulas, which appear in almost every BJT problem.

SOLUTION

Step 1: (a) $\beta = \alpha/(1-\alpha)$ = 0.980 / (1 − 0.980) = 0.980 / 0.020 = 49

Step 2: (b) $\alpha = \beta/(\beta+1)$ = 120 / (120+1) = 120/121 = 0.9917

Step 3: (c) From $I_C = \beta \cdot I_B \rightarrow I_B = I_C/\beta$ = 2.0 mA / 120 = 16.67 μA

Step 4: $I_E = (\beta+1) \cdot I_B$ = 121 × 16.67 μA = 2.017 mA

Step 5: Verify: $I_E = I_C + I_B = 2.0 + 0.01667 = 2.017$ mA

PROBLEM 3-E

A transistor has $I_{Cmax} = 6$ mA, $BV_{CEO} = 15$ V, $P_{Cmax} = 35$ mW. Sketch the safe operating region on the CE characteristics (similar to Fig. 3.13).

Why Important: Tests understanding of all three operating limits simultaneously and the shape of the power dissipation hyperbola.

SOLUTION

Step 1: Horizontal limit: $I_C = 6$ mA (draw horizontal line)

Step 2: Vertical limit: $V_{CE} = 15$ V (draw vertical line)

Step 3: Power curve: $V_{CE} \times I_C = 35$ mW. Find three points:

```
At I_C = 6 mA: V_CE = 35/6 = 5.83 V → point (5.83 V, 6 mA)
At V_CE = 15 V: I_C = 35/15 = 2.33 mA → point (15 V, 2.33 mA)
At I_C = 3 mA: V_CE = 35/3 = 11.67 V → point (11.67 V, 3 mA)
```

Step 4: The safe region is below all three boundaries simultaneously (upper-left region bounded by the hyperbola, horizontal line at 6 mA, and vertical line at 15 V).

CHAPTER 4: DC BIASING — BJTs (Sections 4.1–4.5)

4.1 Introduction — Why DC Biasing?

> **The Fundamental Principle**
>
> Any increase in AC voltage, current, or power from a transistor amplifier is NOT magic — it is a transfer of energy from the DC power supply. The DC bias sets the operating point; the AC signal rides on top of it.

The three foundational equations used in **all** DC bias analysis:

(4.1) V_{BE}	$V_{BE} \approx 0.7$ V	*Active region assumption*
(4.2) I_E	$I_E = (\beta+1) \cdot I_B \approx I_C$	*KCL rearranged*
(4.3) I_C	$I_C = \beta \cdot I_B$	*Beta relationship*

Procedure for ALL bias configurations: First find I_B (using KVL in the base-emitter loop). Then use $I_C = \beta \cdot I_B$ to find I_C. Then use KVL in the collector-emitter loop to find V_{CE}.

4.2 Operating Point (Q-Point)

The **Q-point (Quiescent Point)** is the DC operating point — the steady-state I_C and V_{CE} when no AC signal is applied. It must be placed in the **active region** for linear amplification.

Q-Point Location	Effect
Point A (origin): no bias	Device is OFF; can only amplify positive half of signal
Point B (center of active region)	BEST: maximum symmetrical output swing; most linear operation
Point C (near saturation)	Limited positive swing; non-linear β in this region
Point D (near V_{CEmax})	Limited positive voltage swing; risk of breakdown

BIASING CONDITIONS SUMMARY

Region	BE Junction	BC Junction
Active (linear amplification)	Forward-biased (+0.7 V)	Reverse-biased
Saturation	Forward-biased	Forward-biased
Cutoff	Reverse-biased	Reverse-biased

EXAM TIP

Temperature sensitivity: Higher temperature → larger I_{CEO} → Q-point shifts. A good bias circuit must be stable against both β variation and temperature changes.

4.3 Fixed-Bias Configuration

Circuit: R_B connected from V_{CC} to base; R_C connected from V_{CC} to collector. Simplest configuration but Q-point is highly sensitive to β variations.

STEP-BY-STEP ANALYSIS

Step	Equation & Calculation
1. Apply KVL to Base-Emitter loop	$V_{CC} - I_BR_B - V_{BE} = 0 \rightarrow I_B = (V_{CC} - V_{BE})/R_B$
2. Find I_C	$I_C = \beta \cdot I_B$
3. Apply KVL to Collector-Emitter loop	$V_{CE} = V_{CC} - I_CR_C$
4. Find V_B, V_C, V_E	$V_B = V_{BE} = 0.7$ V; $V_C = V_{CE}$ (since $V_E = 0$); $V_E = 0$ V
5. Check: BC junction reversed?	$V_{BC} = V_B - V_C$ should be negative (confirming active region)

FIXED-BIAS KEY FORMULAS

Base current (4.4)	$I_B = (V_{CC} - V_{BE}) / R_B$	*V_{BE} = 0.7 V*
Collector current (4.5)	$I_C = \beta \cdot I_B$	
C-E voltage (4.6)	$V_{CE} = V_{CC} - I_C R_C$	
Saturation current (4.11)	$I_{Csat} = V_{CC} / R_C$	*Set V_{CE} = 0 V; max I_C*

Fixed-Bias Weakness

$I_B = (V_{CC} - V_{BE}) / R_B$ is FIXED by R_B and V_{CC}. If β changes (e.g., temperature increase), $I_C = \beta \cdot I_B$ changes proportionally. This causes the Q-point to shift dramatically — poor stability.

LOAD-LINE ANALYSIS FOR FIXED-BIAS

The load line is a straight line on the I_C-V_{CE} graph connecting two points:

Point	Calculation
I_C-axis intercept (V_{CE} = 0 V)	$I_C = V_{CC} / R_C$ (this is also I_{Csat})
V_{CE}-axis intercept (I_C = 0 mA)	$V_{CE} = V_{CC}$

The intersection of this load line with the I_B curve determined by the bias circuit defines the Q-point (I_{CQ}, V_{CEQ}).

EXAM TIP

Load-line analysis works for ANY configuration. The two intercepts are always at $I_C = V_{CC}/(R_C+R_E)$ and $V_{CE} = V_{CC}$. Changing R_B moves the Q-point along the fixed load line.

4.4 Emitter-Bias Configuration

Circuit: Same as fixed-bias but with an emitter resistor R_E added. This is the key improvement. R_E provides negative feedback that stabilizes the Q-point against β variations.

Base-Emitter loop analysis: KVL around base-emitter loop: $V_{CC} - I_B R_B - V_{BE} - I_E R_E = 0$

Substituting $I_E = (\beta+1) \cdot I_B$ and solving for I_B:

I_B formula (4.17)	$I_B = (V_{CC} - V_{BE}) / [R_B + (\beta+1) \cdot R_E]$	*Note: R_E is "reflected" by (β+1)*

The Reflected Resistance Concept

R_E in the emitter appears as $(\beta+1) \cdot R_E$ in the base-emitter loop. This is because $I_E = (\beta+1) \cdot I_B$ passes through R_E, but we're solving for I_B. Memorize: $R_i = (\beta+1) \cdot R_E$. This concept recurs in all emitter-resistor configurations.

COLLECTOR-EMITTER LOOP & NODE VOLTAGES

V_{CE} (4.19)	$V_{CE} = V_{CC} - I_C(R_C + R_E)$	*Both R_C and R_E in loop*

Voltage	Formula
V_E (emitter to ground)	$V_E = I_E R_E \approx I_C R_E$
V_C (collector to ground)	$V_C = V_{CC} - I_C R_C$ or $V_C = V_{CE} + V_E$
V_B (base to ground)	$V_B = V_{BE} + V_E$ or $V_B = V_{CC} - I_B R_B$
V_{BC} (check: must be negative)	$V_{BC} = V_B - V_C$ (negative = active region)
Saturation current (4.25)	$I_{Csat} = V_{CC} / (R_C + R_E)$

Why is emitter-bias more stable? If β increases: I_C tries to increase → $V_E = I_C R_E$ increases → V_B is fixed (determined by R_B) → $V_{BE} = V_B - V_E$ decreases → I_B decreases → I_C is pulled back down. This self-correcting feedback is called emitter degeneration.

4.5 Voltage-Divider Bias Configuration — Most Stable!

Circuit: Two resistors R_1 and R_2 form a voltage divider from V_{CC} to ground, setting the base voltage. R_E is still present. This is the most stable and most commonly used bias circuit in practice.

Method 1: Exact Analysis (Thévenin Equivalent)

Reduce the voltage divider to a Thévenin equivalent looking into the base:

R_{Th} (4.28)	$R_{Th} = R_1 \parallel R_2 = (R_1R_2)/(R_1+R_2)$	*V_{CC} shorted = 0 V*
E_{Th} (4.29)	$E_{Th} = V_{CC} \cdot R_2/(R_1+R_2)$	*Voltage divider rule*

Then the equivalent circuit is identical to emitter-bias with $V_{CC} \to E_{Th}$ and $R_B \to R_{Th}$:

I_B (4.30)	$I_B = (E_{Th} - V_{BE}) / [R_{Th} + (\beta+1) \cdot R_E]$	*Same form as (4.17)!*
V_{CE} (4.31)	$V_{CE} = V_{CC} - I_C(R_C + R_E)$	*Same as emitter-bias*

Method 2: Approximate Analysis (Faster — use when condition is met)

Condition for Approximate Method

Approximate analysis is valid when: $\beta \cdot R_E \geq 10 \cdot R_2$. This ensures $I_B \ll I_2$, so the base draws negligible current from the voltage divider. When satisfied, the base voltage is set almost entirely by R_1 and R_2.

Condition (4.33)	$\beta \cdot R_E \geq 10 \cdot R_2$	*Check this FIRST!*

If condition is satisfied, use this fast sequence:

Step	Formula
1. Base voltage (voltage divider only)	$V_B = V_{CC} \cdot R_2/(R_1+R_2)$
2. Emitter voltage	$V_E = V_B - V_{BE}$ (= $V_B - 0.7$ V)
3. Emitter current (≈ collector current)	$I_{CQ} \approx I_E = V_E/R_E$
4. Collector-emitter voltage	$V_{CEQ} = V_{CC} - I_C(R_C + R_E)$
Note	β does NOT appear! Q-point is nearly β-independent — this is the key advantage.

Power of the approximate method: Because β is eliminated from the equations, the Q-point is essentially independent of β. Even if β changes by 50% (from 100 to 50), I_{CQ} changes by less than 3%!

EXAM TIP

Always check $\beta \cdot R_E \geq 10 \cdot R_2$ before using the approximate method. If not satisfied, use the exact Thévenin method. Both give $V_{CE} = V_{CC} - I_C(R_C+R_E)$.

Chapter 4 — Selected Key Problems with Full Solutions

PROBLEM 4-1 (Fixed-Bias Configuration)

Given: Fixed-bias circuit with V_{CC} = 16 V, R_B = 510 kΩ, R_C = 1.8 kΩ, β = 120. Determine: (a) I_{BQ}, (b) I_{CQ}, (c) V_{CEQ}, (d) V_C, (e) V_B, (f) V_E.

Why Important: This is the fundamental fixed-bias analysis problem. Tests the complete analysis procedure: KVL in B-E loop → find I_B → find I_C → KVL in C-E loop → find all node voltages. Every other bias configuration builds on this.

SOLUTION

Step 1: KVL base-emitter loop: $V_{CC} - I_B R_B - V_{BE} = 0$

Step 2: Solve for I_B: $I_B = (V_{CC} - V_{BE}) / R_B = (16\ V - 0.7\ V) / 510\ k\Omega = 15.3\ V / 510\ k\Omega =$ **30 μA**

Step 3: Find I_C: $I_C = \beta \cdot I_B = 120 \times 30\ \mu A =$ **3.6 mA**

Step 4: KVL collector-emitter loop: $V_{CE} = V_{CC} - I_C R_C = 16\ V - (3.6\ mA)(1.8\ k\Omega) = 16 - 6.48 =$ **9.52 V**

Step 5: Node voltages:

```
V_E = 0 V (emitter grounded)
V_B = V_BE = 0.7 V
V_C = V_CE (since V_E = 0) = 9.52 V
```

Step 6: Verify active region: $V_{BC} = V_B - V_C = 0.7 - 9.52 = -8.82\ V$ (negative ✓ → BC junction reverse-biased → active region confirmed)

PROBLEM 4-4 (Fixed-Bias Saturation Current)

Given: Same circuit as Problem 4-1. Find I_{Csat}.

Why Important: I_{Csat} defines the upper boundary of the load line and is critical for understanding when the transistor enters saturation (non-linear region). Simple but essential concept.

SOLUTION

Step 1: At saturation, $V_{CE} = 0\ V$ (approximation for maximum I_C)

Step 2: KVL: $V_{CC} = I_{Csat} \cdot R_C + V_{CE} = I_{Csat} \cdot R_C + 0$

Step 3: $I_{Csat} = V_{CC} / R_C = 16\ V / 1.8\ k\Omega =$ **8.89 mA**

Step 4: Interpretation: This is the I_C-axis intercept of the load line. Since $I_{CQ} = 3.6\ mA < I_{Csat} = 8.89\ mA$, transistor is safely in active region (not saturated).

PROBLEM 4-8 (Emitter-Bias Configuration)

Given: Emitter-bias circuit with $V_{CC} = 20\ V$, $R_B = 270\ k\Omega$, $R_C = 470\ \Omega$, $R_E = 2.2\ k\Omega$, $\beta = 125$. Determine: (a) I_{BQ}, (b) I_{CQ}, (c) V_{CEQ}, (d) V_C, (e) V_B, (f) V_E.

Why Important: This tests the critical reflected resistance concept: R_E appears as $(\beta+1)R_E$ in the base loop. Also shows how emitter-bias stabilizes Q-point compared to fixed-bias.

SOLUTION

Step 1: KVL base-emitter loop: $V_{CC} - I_B R_B - V_{BE} - I_E R_E = 0$

Step 2: Substitute $I_E = (\beta+1)I_B = 126 \cdot I_B$:

```
20 - I_B(270k) - 0.7 - I_B(126)(2.2k) = 0
19.3 = I_B[270k + 277.2k] = I_B(547.2k)
```

Step 3: $I_B = 19.3 / 547.2k =$ **35.27 μA**

Step 4: $I_C = \beta \cdot I_B = 125 \times 35.27\ \mu A =$ **4.41 mA**

Step 5: $V_{CE} = V_{CC} - I_C(R_C + R_E) = 20 - 4.41(0.47 + 2.2) = 20 - 4.41(2.67) = 20 - 11.77 =$ **8.23 V**

Step 6: Node voltages:

```
V_E = I_E R_E ≈ I_C R_E = 4.41 × 2.2 = 9.70 V
V_B = V_E + V_BE = 9.70 + 0.7 = 10.40 V
V_C = V_CC − I_C R_C = 20 − 4.41(0.47) = 20 − 2.07 = 17.93 V
```

Step 7: Verify: $V_{BC} = 10.40 - 17.93 = -7.53$ V (negative ✓ → active region)

PROBLEM 4-15 (Voltage-Divider Bias — Exact Method)

Given: Voltage-divider circuit with $V_{CC} = 16$ V, $R_1 = 62$ kΩ, $R_2 = 9.1$ kΩ, $R_C = 3.9$ kΩ, $R_E = 0.68$ kΩ, $\beta = 80$. Determine: (a) I_{BQ}, (b) I_{CQ}, (c) V_{CEQ}, (d) V_C, (e) V_E, (f) V_B.

Why Important: Tests Thévenin equivalence — the exact method for voltage-divider bias. This is the most important bias configuration in practice.

SOLUTION

Step 1: Find Thévenin equivalent:

```
R_Th = R_1 || R_2 = (62k)(9.1k)/(62k + 9.1k) = 564.2k / 71.1k = 7.94 kΩ
E_Th = V_CC · R_2/(R_1+R_2) = 16 × 9.1k/71.1k = 2.05 V
```

Step 2: KVL base loop (now same as emitter-bias with R_{Th} and E_{Th}):

```
E_Th − I_B R_Th − V_BE − I_E R_E = 0
2.05 − I_B(7.94k) − 0.7 − I_B(81)(0.68k) = 0
1.35 = I_B[7.94k + 55.08k] = I_B(63.02k)
```

Step 3: $I_B = 1.35 / 63.02k =$ **21.42 μA**

Step 4: $I_C = \beta \cdot I_B = 80 \times 21.42$ μA = **1.71 mA**

Step 5: $V_{CE} = V_{CC} - I_C(R_C + R_E) = 16 - 1.71(3.9 + 0.68) = 16 - 1.71(4.58) = 16 - 7.83 =$ **8.17 V**

Step 6: Node voltages:

```
V_E = I_C R_E = 1.71 × 0.68 = 1.16 V
V_B = V_E + 0.7 = 1.86 V
V_C = V_CC − I_C R_C = 16 − 1.71(3.9) = 16 − 6.67 = 9.33 V
```

PROBLEM 4-21 (Voltage-Divider — Approximate Method)

Given: $V_{CC} = 18$ V, $R_1 = 39$ kΩ, $R_2 = 8.2$ kΩ, $R_C = 3.3$ kΩ, $R_E = 1$ kΩ, $\beta = 120$. Use approximate method IF valid. Determine: (a) I_C, (b) V_{CE}, (c) I_B, (d) V_E, (e) V_B.

Why Important: Tests the validity condition $\beta \cdot R_E \geq 10 \cdot R_2$. If satisfied, this ultra-fast method bypasses β entirely — the key to β-independent biasing.

SOLUTION

Step 1: Check validity: $\beta \cdot R_E \geq 10 \cdot R_2$?

```
LHS = 120 × 1k = 120 kΩ
RHS = 10 × 8.2k = 82 kΩ
120k ≥ 82k ✓ → Approximate method is VALID
```

Step 2: $V_B = V_{CC} \cdot R_2/(R_1+R_2) = 18 \times 8.2/(39 + 8.2) = 18 \times 8.2/47.2 =$ **3.13 V**

Step 3: $V_E = V_B - V_{BE} = 3.13 - 0.7 =$ **2.43 V**

Step 4: $I_E = V_E/R_E = 2.43 / 1k =$ **2.43 mA**

Step 5: $I_C \approx I_E =$ **2.43 mA**

Step 6: $V_{CE} = V_{CC} - I_C(R_C + R_E) = 18 - 2.43(3.3 + 1) = 18 - 2.43(4.3) = 18 - 10.45 =$ **7.55 V**

Step 7: $I_B = I_C/\beta = 2.43$ mA / 120 = **20.25 μA**

Note: β appears ONLY in the final I_B calculation. I_C and V_{CE} are β-independent!

PROBLEM 4-14 (β-Sensitivity Comparison: Fixed vs. Emitter Bias)

Given: (a) For fixed-bias circuit of Problem 4-1, find I_C and V_{CE}. (b) Change β to 180 (50% increase) and recalculate. (c) Calculate percentage changes. (d)–(f) Repeat for emitter-bias circuit of Problem 4-8. (g) Compare stability.

Why Important: This is THE comparison problem that proves emitter-bias is vastly more stable than fixed-bias. Quantifies β-sensitivity — critical design consideration.

SOLUTION — FIXED-BIAS

(a) From Problem 4-1: $I_C = 3.6$ mA, $V_{CE} = 9.52$ V (at β = 120)

(b) At β = 180:

```
I_B unchanged = 30 μA (same R_B, V_CC)
I_C = β·I_B = 180 × 30 = 5.4 mA
V_CE = 16 − 5.4(1.8) = 16 − 9.72 = 6.28 V
```

(c) Percentage changes:

```
%ΔI_C = |(5.4 − 3.6)/3.6| × 100% = |1.8/3.6| × 100% = 50%
%ΔV_CE = |(6.28 − 9.52)/9.52| × 100% = |−3.24/9.52| × 100% = 34%
```

SOLUTION — EMITTER-BIAS

(d) From Problem 4-8: $I_C = 4.41$ mA, $V_{CE} = 8.23$ V (at β = 125)

(e) At β = 187.5 (50% increase):

```
I_B = 19.3 / [270k + (188.5)(2.2k)] = 19.3 / [270k + 414.7k] = 19.3 / 684.7k = 28.2 μA
I_C = 187.5 × 28.2 μA = 5.29 mA
V_CE = 20 − 5.29(2.67) = 20 − 14.12 = 5.88 V
```

(f) Percentage changes:

```
%ΔI_C = |(5.29 − 4.41)/4.41| × 100% = 20%
%ΔV_CE = |(5.88 − 8.23)/8.23| × 100% = 28.5%
```

(g) Conclusion: Both β increased 50%. Fixed-bias: I_C changed 50%. Emitter-bias: I_C changed only 20%. **Emitter-bias is 2.5× more stable!** This is due to negative feedback from R_E.

PROBLEM 4-27 (Collector-Feedback Bias)

Given: Collector-feedback circuit with V_{CC} = 16 V, R_F = 270 kΩ (base to collector), R_C = 3.6 kΩ, R_E = 1.2 kΩ, β = 120. Determine: (a) I_B, (b) I_C, (c) V_C.

Why Important: Tests collector-feedback bias, which provides moderate stability through voltage feedback. Different loop analysis than voltage-divider.

SOLUTION

Step 1: KVL base loop (through R_F, base, emitter, ground, V_{CC}, collector):

$$V_{CC} - I_C R_C - I_B R_F - V_{BE} - I_E R_E = 0$$

Step 2: Substitute $I_C = \beta I_B$ and $I_E = (\beta+1)I_B$:

$$16 - (120 I_B)(3.6k) - I_B(270k) - 0.7 - (121 I_B)(1.2k) = 0$$
$$15.3 = I_B[432k + 270k + 145.2k] = I_B(847.2k)$$

Step 3: I_B = 15.3 / 847.2k = **18.06 μA**

Step 4: I_C = 120 × 18.06 μA = **2.17 mA**

Step 5: $V_C = V_{CC} - I_C R_C$ = 16 − 2.17(3.6) = 16 − 7.81 = **8.19 V**

SUMMARY OF CHAPTER 4 PROBLEM SELECTION

Problems included cover:

- **Fixed-Bias:** Complete analysis (4-1), saturation current (4-4)
- **Emitter-Bias:** Reflected resistance method (4-8)
- **Voltage-Divider:** Exact Thévenin (4-15), approximate fast method (4-21)
- **β-Sensitivity:** Quantitative comparison of configurations (4-14) — MOST IMPORTANT
- **Collector-Feedback:** Alternative feedback topology (4-27)

These 7 problems (plus the 5 from Chapter 3) give complete mastery of BJT DC analysis. All other problems in the set are variations of these core concepts.